INTRODUCTION
A "super-fast" beam position processor together with associated beam control equipments form the basis of a beam damping system which is part of the main synchrotron of the Fermilab accelerator. The beam damping system is designed to effectively reduce instabilities due to intensity related dynamical effects in the intensity range above about 5 x 1012 protons. As an integral part of the dampers closed-loop feedback system the position processor produces a voltage proportional to the difference between the desired beam position, (the effective center of the aperture) and the actual displaced position which is a measure of the beam's controlled position. The position processor located functionally ahead of the digital storage and beam deflection electronics, thus generates the input actuating signal for the damping control servo loop.
Prior investigations of the main synchrotron beam have indicated that individual charged bunches can exhibit significant variation about the axis of the aperture at high intensity and that for effective damping the beam signal must be processed for position data on a bunch-by-bunch basis. This paper describes the beam position equipment which is used to secure the required data for the damper system and the circuits unique to this device.
The described position processor circuitry utilizes an amplitude-to-phase conversion circuit, a dual quadrature rf processor/hard limiter system, and a phase sensitive demondulator to acquire the necessary normalized position signal on a per bunch basis. The principle input signals available for the position determination are voltages derived from ultra broadbandwidth beam-line mounted stripline type electrode assemblies. The developed voltages are transferred to the processing electronics via large-diameter low loss coaxial cables. The pick-up electrode signals (two per coordinate) are voltages of pulse doublet form having a 2 ns half width at half amplitude, (HAHW) ,and appear at a 53 MHz rate, i.e., spaced about every 18.8 ns. The design of the electrode assembly allows the difference of the developed signals, (A-B), to be odd with respect to the apertures centerline and the sum quantity (A+B), to be an even function about the center of the aperture.
Each electrode signal has an amplitude that is directly proportional to intensity and each is subject to the time modulations caused by the natural programming variations used to accommodate the changes in proton velo- dity during an acceleration cycle as well as variations due to longitudinal instability effects.
The intensity variational effects are preventel from influencing the developed data through normalization methods over a dynamic intensity range, 3.5 x 1012 -to-5 x 1013 protons and measures to accommodate as much as ± 2 ns of input time jitter from all causes are incorporated into the overall design.
The beam signal position processor was developed in three stages of effort: (1) the design of a fast TRACK and HOLD and RF MODULATOR, (2) the development of a beam signal NORMALIZER and PHASE DEMODULATOR, and (3) the design of an output BUFFER-COMPRESSOR. A summary of the overall performance characteristics is given and an outline of the functional block diagram describing the interconnection of the circuits will be briefly discussed. The major aspects of the principle circuits will be described and performance related data will be shown. Figure  1 , the held amplitude levels of the (A) and (B) channel beam signals are translated in a linear fashion from pulse amplitude modulation at the 53 MHz input rate to phase modulations at a carrier of 317 MHz at the same rate by the LINEAR MOD, QUAD HYBRIDS and LIMITER components and, thereafter, retranslated to pulse amplitude modulation by a phase demodulator, (Cosy,Hl) block.
BEAM POSITION CHARACTERISTICS SUMMARY
The output signal thus generated is normalized relative to intensity and is outputted for use via a dc-140 MHz bandwidth buffering device ANILIFIER COM-PRESSOR to the digital storage/delay system. The PULSE SYNCHRONIZER, lower left of Figure 1 , serves to gener ate timing information for the TRACK and HOLD circuits and the RETURN-to-ZERO circuits following the 500 MHz limiters. The SYNCHRONIZER also standardizes the duration of the held beam signal data to a 15 ns limit. The 15 ns duration was selected for the hold time to: (1) allow practical bandwidths to be used for processing, (2) permit a reasonable time for acquisition and settling in devices and circuits which functionally follow the position detector, (3) allow a reasonable interval for application of beam deflection pulses to interact with the beam, and (4) ensure a sufficient number of wavelets (about 5 wavelets @ 317 MHz) for use in the normalizing scheme shown.
The choice of 317 MHz as a carrier wave was also set by, (1) achievable specifications on processing components such as the quadrature hybrid operating frequencies and bandwidths, (2) mixer and splitter coupling and isolation parameters, and (3) on the number of 317 MHz wavelets desired for practical manipulation.
It will be shown below that the measure of of faxis displacement for a given coordinate is contained in the phase difference portion of the processed signal phasors at the output of the hybrids represented by (VaG) and (VbO) in the block diagram and that this value, being related to the ratio of the two beam electrode signal amplitudes, can be secured by simply processing hard-limited versions of the (VaO) and (VbO) quantities by a suitable phase demodulator. The phase demodulators output which includes the appropriate sign of the beam displacement is buffered by broadband amplifiers. These amplifiers set the output scale factor and protect sensitive digital delay devices which receive the output signals through bipolar amplitude compressors. The sensitivity,slope of the output, for equal beam signal inputs is 3 V/cm into 50 Q, throughout a 23 dB dynamic range. The displacement range, primarily controlled by the geometry of the pick-up electrodes is ± 2 cm. Figure 2 contains a simplified functional diagram of the TRACK and HOLD and RF MODULATOR circuits. The beam input signal has a nominal range from 2.2-to-30 Volts P-P, and is applied to the peak detector circuit (D3, C2) via a resistive splitter, one port of which is used for front panel beam-signal scope viewing, and via transformers T1 and T2. A small forward bias voltage is applied to the peak detector diode to improve the low-end sensitivity and dynamic range of the circuit. The transformers T1 and T2 aid in decoupling the peak detector circuit from power-line related noise as well as from low frequency spurious signals which could otherwise enter the sensitive bias circuit. Figure 2 , are used for this purpose.
TRACK AND HOLD AND RF MODULATOR
Upon receipt of a beam pulse, the charging capacitor C2, is charged through diode D3, the combination acting as a simple positive peak detector. The potential held by C2 has negligible droop owing to the high impedance characteristics of the fet-input 200 MHz BUFFER, the reversed biased discharged diodes D4, and D5, and the relatively short hold interval involved.
At the end of the 15 ns hold time the heavily "of f" biased diodes are brought into full "on" conduction by the synchronizer developed negative-going discharge pulses, upper right Figure 2 . These pulses are essentially the summed, amplified, limited, and delayed versions of the A and B input signals. The discharge pulses have a duration of 4 ns @ HAHW. The discharge path for C2 is through D4 and D5, and occurs once per each 18.8 ns of beam input, just in time to precede the next independent beam signal pulse. The TRACK and HOLD circuit together with the timing established by the SYNCHRONIZER maintains normal levels of the held quantities throughout a time jitter range of ± 2 ns in the beam data. The stretched pulse amplitude signal resulting from these processes is applied via a 200 MHz BUFFER directly to the dc coupled port of a 1 GHz bandwidth doubly-balanced mixer configured as a linear modulator. The resultant output appears as an amplitude modulated wave, where each group of 5 carrier wavelets has an amplitude corresponding to the amplitude of a particular beam signal pulse. The carrier wave is 317 MHz, 6X the fundamental Fourier component of the beam. The 6X carrier signal is developed by a frequency multiplier so as to provide phase tracking of the signals at the modulators output with the beam fundamental.
NORMALIZER
The NORMALIZER circuit shown in Figure 1 , center, is required to automatically alter the transfer functions of the signal paths between inputs IA and IB and the 500 MHz BW limiter output, so that the output signal is made independent of the chosen input variable, the beam signals intensity. The input signal variables designated by the IA and IB quantities shown, have the implied dependency on intensity (I). Unlike other normalizers, however, which form the quantity, difference Thus, when only the phase angle data is processed the normalized position results.
The amplitude components of the Va and Vb signals are modulated by intensity variations and a serious error in be determination of the off-axis displacement quantity by the phase demodulator, which is sensitive to both phase and amplitude, could develop. However, this undesirable dependency is removed effectively by the hard limiters ( i),while the desired phase difference information is preserved unaltered and transmitted to the phase demodulator for detection. The limiter devices have a bandwidth of about 500 MHz centered at 300 MHz, and are designed to phase track one another for both input signal level variations and frequency within a few electrical degrees throughout the required amplitude and frequency spectrum.
To show that the norm,alized beam position data is contained in the above indicated signals and that a doubly-balanced mixer configured as a phase demodulator with transfer function' of the form, EpD = f (CosAy), contains the necessary sign and magnitude information of the displacement the circuits of Figure 3 will be investigated.
At the top of Figure 3 Figure 1 , is contained in each beam signal quantity, this factor cancels in the arguments of (7. and (8.
The derivative of (8, The output developed by this simple processor although satisfactorily indicating the conversion principles involved suffers from two principle drawbacks which prevent efficient use of this kind of circuit in the dampers control system. Firstly, the sensitivity of 3.3°/dB is relatively low, in fact it is only about 1.5 times as large as the measured phase uncertainty error chargeable to the best obtainable limiter devices. This low sensitivity limits system position accuracy to about .67 dB or ± 8%. Secondly, and equally significant, is that equation (8. shows that a (i rad.) phase difference is obtained when (-) = 1. This means that the device operates with a phase offset which would require phase equalization before either sine or cosine law phase demodulators could successfully process the information for an odd relation about a desired zero volt crossover corresponding to equal input signals. An added delay of (4 rad.) in either signal path could solve this problem but not without serious implications. Since added delays force the insertion phase shift versus frequency to be different in each channel large Phase errors develop making this processing circuit useful only for narrow-bandwidth applications.
In contrast, two matched quadrature hybrids can be interconnected with two matched splitters to form an improved processor, Figure 3 , lower. In this arrangement the two hybrids are driven from splitters so that port 4 of the lower hybrid is driven in antiphase relationship with respect to the other three inputs. When this is done, the phasors representing the (Va) and (Vb) outputs rotate in opposite directions such that the difference angle (AT) between Va and Vb, with EA = E and EB = E4 as before, and for ¢ = 0 rad., becomes:
(A') =arc tan {tan e + Sec8} -arc tan {tan e -A Sec 0} rad.
(11.
When the phase angles of the input signals are equal as is the usual case, this function reduces to (At) = arc tan (A) -arc tan (A rad3). Note that for the case (A = B) (AT) = 2; (AT) increases above and below this 2 B value as the ratio ,-B-changes above and below 1. The quadrature relation ip obtained when A = B, is independent of frequency as well as for changes in the phase of the input signals, and is the basis for the direct processing of the signals by a cosine-law phase demodulator without the necessity to add equalization devices in either channel. Decade bandwidths can be obtained with this method. Since the angle varies about a (f) reference angle, the cosine demodulators output contains the appropriate sign of the displace- Using (11. to define (AT) in (13., and taking the derivitive of (13. for the condition that (A -1 cm off-axis, the sensitivity of the demodula ors output is: E = 060 Volts/cm Displacement. MHz. An optional dc/ac coupling network allows the lower corner of the overall amplifier circuit to be made adjustable from dc to about 2 KC. The compressor portion of the device consists of three diode-resistor arrays connected in the feed-forward part of a broadband operational amplifier circuit. The compressor is designed to "soft limit" at ± 2.7 V peak. The load impedance is 50 ohms.
Taking into account the amplifier compressors gain the normalized output signal (EN), Figure 1, Figure 4 shows the normalized output versus the electrode voltage ratio (B) .
Note that a ratio (B) = 1.12, 1 dB, is easily observed. The linearity to 1.4, 3 dB, 1 cm displacement, is within 5 % of best-straightline fitting. Figure 5 indicates the normalizers performance for two (A ratios, 2 dB, and 6 dB. The data indicates little change in the normalized values when the (intensity) input signal was reduced from 0 dB, top of sequences, to -20 dB, lowest traces of sequences. Output signal change is less than 5% over the 0-20 dB range shown. Figure 6 is also presented as a means of indicating overall processing speed and normalization capability. In this photograph the normalized output signal is shown for the condition that alternate bunches, following the 1st and before the last,were arranged with whole or fractional (-A) ratios, i.e., (k) 2 or (B) , alternately. The photograph shows the alternating 15 ns pulses corresponding to this input. Note that three intensity values 0, 10, and 20 dB corresponding to the range 2.5 x 10 12-to-2.5 x 10 l p. are shown and that the output remains insensitive to these changes and that the alternations are preserved in the data.
CONCLUSION
A high-speed processor has been constructed to furnish beam position data to a beam damper system operating in the Fermilab's main synchrotron. The device determines the beam position on a bunch-by-bunch basis by processing electrode signals of 2 ns width that appear at a 53 MHz rate. The position data is normalized by a method which uses AM-to-PM-to-AM conversions, making data available on a normalized basis in less than 10 ns over an intensity range of at least 14:1. The output signal drives a 50 ohm load to ±2.7V peak where soft compression circuits protect sensitive digital equipments which functionally follow the detector in the dampers feedback chain. The position processor has been integrated into the Fermilab's main accelerator and have been operational since the latter part of 1974. 
